All Resources / Topics / Topic / Yosys Open SYnthesis Suite

Resource detail

Yosys Open SYnthesis Suite

Open-source synthesis to learn HDL flows and digital design toolchains.

Open All Resources Search

intermediate repo tool

Resource Metadata

Provider

YosysHQ

Type

repo

Level

build

Topic

FPGA / HDL / VLSI / PCB

Track

FPGA / HDL / VLSI / PCB

Section

n/a

Format

n/a

Status

publishable

Commercial

unknown

Featured

Fast start

Sequence

n/a

Priority

n/a

Primary source

learning_paths

Sources