AI Power Progress iA
All Resources / Topics / Topic / Verilator
Resource detail

Verilator

High-performance Verilog/SystemVerilog simulator for fast testing and CI.

intermediate repo

Resource Metadata

Category

FPGA / HDL / VLSI / PCB

Provider

Verilator

Type

repo

Level

build

Topic

FPGA / HDL / VLSI / PCB

Track

FPGA / HDL / VLSI / PCB

Section

n/a

Format

n/a

Status

publishable

Commercial

unknown

Featured

no

Fast start

no

Sequence

n/a

Priority

n/a

Primary source

learning_paths

Sources

learning_paths

ID

6e739c7274e14e0f

Open Resource

Fallback Access

Continue Learning

Keep momentum with nearby resources and structured tracks.

Learning placement: track: FPGA / HDL / VLSI / PCB ยท stage: build

Tags: intermediate repo

Related Resources

Similar items by topic, tags, and provider (metadata-only).

repobuildgprMax (GitHub)

gprMax

gprMax (GitHub)

FDTD EM simulation for RF/microwave wave propagation and antenna-style problems.

repocontributorThe OpenROAD Project

OpenROAD

The OpenROAD Project

End-to-end open-source RTL-to-GDS toolchain (advanced VLSI contribution path).

coursefoundationFOSSi

FOSSi Foundation

FOSSi

Open-source silicon + open EDA ecosystem; learn the tooling and community landscape.

repobuildXJTU / SumYoung (GitHub)

XJTU-SY Bearing Dataset

XJTU / SumYoung (GitHub)

Run-to-failure bearing dataset for RUL modeling, sequence learning, and prognostics.